# Summer Public Conference ORTC 2010 Update Messages



A. Allan, 07/14/10, Rev 8



### Summer Update to the 4/3 Italy 2009 ITRS ORTC

- 1) ORTC Model Proposals to TWGs for TWG Interdependency Preparation for other ORTC section features:
  - 1) "Beyond CMOS" timing unchanged in 2010 for ERD/ERM early research and transfer to PIDS; however need for continued discussion about transfer of III/V Gate Material technology in 2011 Renewal
  - 2) Logic "Equivalent Scaling" Roadmap Timing Update underway, and ongoing discussion of alignment of "node" and dimensional Trends for 2011 Renewal
  - 3) New "More than Moore" (MtM) white paper draft review and discussion underway for 2011 ITRS Renewal impact and added to the ITRS website at <u>www.itrs.net</u>
- 2) MPU contacted M1
  - 1) Unchanged for 2010 [validated by FEP data]
  - 2) 2-year cycle trend through 2013
  - 3) Cross-over DRAM M1 2010/45nm
  - 4) Smaller 60f<sup>2</sup> SRAM 6t cell Design Factor
  - 5) Smaller 175f<sup>2</sup> Logic Gate 4t Design Factor
  - 6) Proposal from Taiwan [2011 Renewal]: Design TWG evaluate 1-year pull-in of M1
- 3) DRAM contacted M1
  - 1) Unchanged for 2010: Dimensional M1 half-pitch trends remain unchanged from 2007/08/09 ITRS; new 4f2 Design factor begins 2011
  - 2) Proposal [2011 Renewal]: 1-year pull-in of M1 and bits/chip trends; 4f2 push out
- 4) Flash Un-contacted Poly
  - 1) Unchanged for 2010: 2yr cycle trend through 2010/32nm; then 3yr cycle and also added "equivalent scaling" bit design:
    - 1) Inserted 3bits/cell MLC 2009-11; and delayed 4bits/cell (2 companies in production) until 2012
  - 2) Proposal [2011 Renewal]: 1-year pull-in of Poly; however 3bits/cell extended to 2018; 4bits/cell delay to 2019



## Italy 4/9 Update to the 12/16 Taiwan 2009 ITRS ORTC (cont.)

- 5) Unchanged for 2010 Tables: MPU GLpr '08-'09 2-yr flat; Low operating and standby line items track changes
- 6) Unchanged for 2010 Tables: MPU GLph '08-'09 2-yr flat with equiv. scaling process tradeoffs; Low operating and standby line items track changes
  - 1) Performance targets (speed, power) on track with tradeoffs
- 7) Unchanged for 2010 Tables: MPU Functions/Chip and Chip Size Models
  - 1) Utilized Design TWG Model for Chip Size and Density Model trends tied to technology cycle timing trends and updated cell design factors
  - 2) ORTC line item OverHead (OH) area model, includes non-active area
  - 3) ORTC model impact from Taiwan proposal will be evaluated for 2011 Renewal
- 8) DRAM Bits/Chip and Chip Size Model **Unchanged for 2010 Tables -** 3-year generation "Moore's Law" doubling cycle;
  - 1) smaller Chip Sizes (<60mm2) with 4f2 design factor included
  - 2) ORTC model impact updating from PIDS/FEP Survey proposals will be evaluated for 2011 Renewal
- 9) Flash Bits/Chip and Chip Size Model Unchanged for 2010 Tables
  - 1) 2-year generation "Moore's Law" doubling cycle;
  - 2) growing Chip Sizes after return to 3-year technology cycle
  - 3) ORTC model impact updating from PIDS/FEP Survey proposals will be evaluated for 2011 Renewal]
- 10) IRC 450mm Position: Pilot lines/2012; Production/2014-16 Unchanged for 2010; also Unchanged: "double S-curve" graphic in 2009 Executive Summary
  - 1) 450mm Program status and Long-Range IEM v12 Demand Update Scenario was presented by ISMI to IRC for 2011 ITRS Renewal preparation
  - 2) ISMI believes the 450mm program is presently on track to meet ITRS Timing



### **2009** Definition of the Half Pitch – unchanged

[No single-product "node" designation; DRAM half-pitch still litho driver; however, other product technology trends may be drivers on individual TWG tables]





Source: 2009 ITRS - Exec. Summary Fig 1

#### Work in Progress – Do Not Publish!

2009 Unchanged

## Production Ramp-up Model and Technology Cycle Timing









#### Equivalent Scaling Process Technologies Timing Current figure 8c in ITRS executive summary (page 69)

**Source:** 2009 ITRS - Exec. Summary, Fig 8c, Equivalent Scaling Process Technologies Timing [Orig. Source: ITRS, European Nanoelectronics Initiative Advisory Council] (ENIAC)





#### Work in Progress – Do Not Publish!

WAS 2009

#### Equivalent Scaling Process Technologies Timing

Proposed figure 8c in ITRS executive summary

Final Proposal - for 2011 work



ERD/ERM Long-Range R&D and PIDS Transfer Timing Model Technology Cycle Timing [Example: III-V MOSFET High-mobility Channel Replacement Materials] 2009

Unchanged 200K **Production** Research Development 20K Volume (Wafers/Month) 2K Transfer to **PIDS/FEP** Alpha Beta Product (96-72mo 200 Tool Tool Tool Leadtime) 1<sup>st</sup> 2 Co's 20 **First First** Tech. Conf. Tech. Conf. Reach **Circuits Papers Device Papers** Product 2 Up to ~12yrs Up to ~ 5yrs **Prior to Product Prior to Product** -96 -24 24 -72 -48 **Months** III/V Hi-µ gate

Source: 2009 ITRS - Executive Summary Fig 2b

2011

Example:

Work in Progress – Do Not Publish!

2017

2019

2015

2013

2021

## **450mm Production Ramp-up Model**

2009

Unchanged

[2009 Figure 2c A Typical Wafer Generation Pilot Line and Production "Ramp" Curve ]



# IRC Graphic update Proposal Considerations

Also 450mm "Dual S-Curve" and possible alignment with "Node vs. Technology Trends"



## 450mm Production Ramp-up Model 2009 WAS

[2009 ITRS Figure 2c A Typical Wafer Generation Pilot Line and Production "Ramp" Curve ] Versus "Node"/actual contacted M1 and un-contacted Poly Half-Pitch alignment



Source: 2009 ITRS - Executive Summary Fig 2c

2009 ITWG Table Timing:	2007			2010			2013	2016	2019
2009 IS ITRS Flash Poly :	54nm	45nm		32nm			22nm	16nm	11nm
2009 IS ITRS DRAM M1 :	68nm		45nm			32nm		22nm	16nm
MPU/hpASIC "Node":	"45nm"		"32nm"		"22nm"	**	16nm"	"11nm"	"8nm"
2009 ITRS MPU/hpASIC M1 :	<b>76nm</b>	65nm	54nm	45nm	38nm	<b>32nm</b>	<b>27nm</b>	19nm	13nm
2009 ITRS hi-perf GLpr :	54nm	<b>47nm</b>	<b>47nm</b>	41nm	35nm	<b>31nm</b>	<b>28nm</b>	<b>20nm</b>	14nm
2009 ITRS hi-perf GLph :	32nm	<b>29nm</b>	<b>29nm</b>	27nm	24nm	<b>22nm</b>	20nm	15nm	12nm



13

#### Technology Cycle Timing Compared to 2009 WAS Actual Wafer Production Technology Capacity Distribution





\* Note: The wafer production capacity data are plotted from the SICAS\* 4Q data for each year, except 2Q data for 2009. The width of each of the production capacity bars corresponds to the MOS IC production start silicon area for that range of the feature size (y-axis). Data are based upon capacity if fully utilized. Source: 2009 ITRS - Executive Summary Fig 3

#### Technology Cycle Timing Compared to From Eurukawa-san/Japan Actual Wafer Production Technology Capacity Distribution



\* Note: The wafer production capacity data are plotted from the SICAS\* 4Q data for each year, except 2Q data for 2009. The width of each of the production capacity bars corresponds to the MOS IC production start silicon area for that range of the feature size (y-axis). Data are based upon capacity if fully utilized. Source: 2009 ITRS - Executive Summary Fig 3