


EE410 vs. Advanced CMOS Structures

Prof. Krishna Saraswat
Department of Electrical Engineering
Stanford University


EE410 CMOS Structure





General Features of the EE410 Process

- 6 mask levels (7 including optional pad mask level)
- 1.5 μ m minimum dimensions
- 500nm field oxide (non-LOCOS isolation)
- 40nm gate oxide
- p+ poly-Si gate for PMOS transistors and n+ poly-Si for NMOS transistors
- single mask n+ and p+ source/drain definition (no LDD)
- single level of aluminum/silicon metallization
- phosphosilicate glass (PSG) passivation
- non-silicided contacts (high metal contact resistance to poly and active regions)

Dual Well CMOS Technology



Scaling of Minimum Feature size and Chip Area




Ref. A. Loke, PhD Thesis, Stanford Univ. 1999


MOS Scaling Requirements from the ITRS roadmap

Year of 1st DRAM Shipment	1997	1999	2003	2006	2009	2012
Min Feature Size	0.25 μ	0.18 μ	0.13 μ	0.10 μ	0.07 μ	0.05 μ
DRAM Bits/Chip	256M	1G	4G	16G	64G	256G
Minimum Supply Voltage (volts)	1.8-2.5	1.5-1.8	1.2-1.5	0.9-1.2	0.6-0.9	0.5-0.6
Gate Oxide T_{ox} Equivalent (nm)	4-5	3-4	2-3	1.5-2	<1.5	<1.0
Contact x_j (nm)	100-200	70-140	50-100	40-80	15-30	10-20
x_j at Channel (nm)	50-100	36-72	26-52	20-40	15-30	10-20
# of Wiring Levels	6	6-7	7	7-8	8-9	9
Intermetal Insulator Dielectric Constant	3.0-4.1	2.5-3.0	1.5-2.0	1.5-2.0	<1.5	<1.5

MOS Technology in 2010



Gate oxide thickness $< 10 \text{ \AA}$
Channel Length $\sim 500 \text{ \AA}$
Junction depth $\sim 150 \text{ \AA}$
Size of an atom $\sim 3 - 5 \text{ \AA}$




In integrated system
10 billion components
10 interconnect layers

Technological Issues


Gate dielectrics/electrode
Shallow junctions
Isolation
Contacts
Interconnections

Problems in Scaling of Gate Oxide



- Below 20 Å problems with SiO_2
 - Gate leakage => circuit instability, power dissipation
 - Degradation and breakdown
 - Dopant penetration through gate oxide
 - Defects

Gate Oxide Scaling Issues: Leakage




- Circuit instability
- Power dissipation

High-k Dielectric Technology Evolution


Physical thickness can be increased for MOS gate dielectric operation by using a higher K dielectric

$$I_D \propto g_m \propto \frac{K}{\text{thickness}}$$



Higher thickness -> reduced gate leakage

Effect of Scaling of Contacts and Junctions




$$R(\text{total}) = R_{ch} + R_{\text{parasitic}}$$

$$R_{\text{parasitic}} = R_{\text{extension}} + R_{\text{extrinsic}}$$

$$R_{\text{extension}} = R_{d'} + R_{s'}$$


$$R_{\text{extrinsic}} = R_d + R_s + 2R_c$$

Ref: Ohguro, et al., ULSI Science and Technology 1997, Electrochemical Soc. Proc., Vol. 97-3




Silicidation of junctions is necessary to minimize the impact of junction parasitic resistance


Solutions to Shallow Junction Resistance Problem



Extension implants




Elevated source/ drain



Silicidation


Device Isolation pitch as a function of minimum dimension




With decreasing feature size the requirement on allowed isolation area becomes stringent.

Scaling of Device Isolation

Semi-recessed LOCOS




LOCOS based isolation technologies have serious problems in loss of area due to bird's beak.




Trench isolation can minimize area loss

Physical Limits in Scaling Si MOSFET




Net result: Bulk-Si CMOS device performance increase commensurate with size scaling is unlikely beyond the 70 nm generation

Evolution of Device Structures




Partially depleted SOI (PD SOI)

- Short channel effect control by geometry
- Steeper subthreshold slope
- Lower channel doping
 - higher mobility
 - reduced dopant fluctuation



Fully depleted SOI with Back-Gate




Double-Gate/Back-Gate CMOS




Novel MOS Double Gate Structures


FinFET



Vertical MOS



Double Gate SOI




Full advantage of DG require very thin Si films ($< 20 \text{ nm}$)




Interconnect Delay Is Increasing


- Chip size is continually increasing due to increasing complexity
- Device performance is improving but interconnect delay is increasing
- Chip sizes today are *wire-pitch limited*: Size is determined by amount of wiring required



Current Interconnect Technologies





Current Al technology
(Courtesy of Motorola)



Current Cu technology
(Courtesy of IBM)

Why Cu and Low-k Dielectrics?



Source: Y.Nishi T.I.

Reduced resistivity and dielectric constant results in reduction in number of metal layers as more wires can be placed in lower levels of metal layers.

Summary: Technology Progression

